MICRO LOGIC CORP. HACKENSACK, NJ

8086 & 8088

MICROPROCESSOR INSTANT REFERENCE CARD

					1	lex to I	nstruct	ion Co	nversion	on					
0	1	2	3	4	5	6	7	8	9	A	В	C	D	E	F
ADD X8 byte	ADD X9 word	ADD 8X byte	ADD 9X word	ADD AL,i	ADD AX,ii	PUSH	POP	OR X8 byte	OR X9 word	OR 8X byte	OR 9X word	OR AL,i	OR AX,ii	PUSH	POP
ADC X8 byte	ADC X9 word	ADC 8X byte	ADC 9X word	ADC AL,i	ADC AX,ii	PUSH	POP	SBB X8 byte	SBB X9 word	SBB 8X byte	SBB 9X word	SBB AL,i	SBB AX,ii	PUSH	POP
AND X8 byte	AND X9 word	AND 8X byte	AND 9X word	AND AL,i	AND .	SEG =ES	DAA	SUB X8 byte	SUB X9 word	SUB 8X byte	SUB 9X word	SUB AL,i	SUB AX,ii	SEG =CS	DAS
XOR X8 byte	XOR X9 word	XOR 8X byte	XOR 9X word	XOR AL,i	XOR AX,II	SEG =SS	AAA	CMP X8 byte	CMP X9 word	CMP 8X byte	CMP 9X word	CMP AL,i	CMP AX,ii	SEG =DS	AAS
INC AX	INC	INC DX	INC BX	INC SP	INC BP	INC SI	INC	DEC AX	DEC CX	DEC DX	DEC BX	DEC SP	DEC BP	DEC SI	DEC DI
PUSH AX	PUSH	PUSH	PUSH BX	PUSH SP	PUSH BP	PUSH	PUSH DI	POP	POP CX	POP DX	POP BX	POP	POP BP	POP	POP
JO	JNO	JC/JB JNAE	JNC/JNB JAE	JE JZ	JNE JNZ	JBE JNA	JNBE JA	JS	JNS	JP JPE	JNP JPO	JL JNGE	JNL JGE	JLE JNG	JNLE JG
AX	ВХ	AX	CX	TEST 8X byte	TEST 9X word	XCHG 8X byte	XCHG 9X word	MOV X8 byte	MOV X9 word	MOV 8X byte	MOV 9X word	MOV XL	LEA 9X rr,m	MOV MX	POP OX
NOP	XCHG AX,CX	XCHG AX,DX	XCHG AX,BX	XCHG AX,SP	XCHG AX,BP	XCHG AX,SI	XCHG AX,DI	CBW	CWD	CALL	WAIT	PUSHF	POPF	SAHF	LAHF
MOV AL,aa	MOV AX,aa	MOV aa,AL	MOV aa,AX	MOVS byte	MOVS word	CMPS byte	CMPS word	TEST AL,i	TEST AX,ii	STOS byte	STOS	LODS	LODS word	SCAS byte	SCAS word
MOV AL,i	MOV CL,i	MOV DL,i	MOV BL,i	MOV AH,i	MOV CH,i	MOV DH,i	MOV BH,i	MOV AX,ii	MOV CX,ii	MOV DX,ii	MOV BX,ii	MOV SP,ii	MOV BP,ii	MOV SI,ii	MOV DI,ii
		RET ii near	RET	LES 9X rr,dw	LDS 9X rr,dw	MOV UX x,i	MOV 0X xx,ii			RET ii far	RET	INT 3	INT i	INTO	IRET
DX	EX	FX	GX	AAM (D4,0A)	AAD (D5,0A)		XLAT	ESC 0	ESC 1	ESC 2	ESC 3	ESC 4	ESC 5	ESC 6	ESC 7
LOOPNE		LOOP	JCXZ	IN AL.i	IN AX,i	OUT i,AL	OUT i,AX	CALL	JMP dd	JMP aaaa	JMP d	IN AL,DX	IN AX,DX	OUT DX,AL	OUT DX,AX
LOCK		REPNE	REP REPE REPZ	HLT	СМС	НХ	IX	CLC	STC	CLI	STI	CLD	STD	JX	КХ

8

Miscellaneous Notes

1

0

3

COMPATIBILITY: The 8086 and 8088 are 100% compatible in machine and assembly languages.

compatible in machine and assembly languages. SEGMEMTS: Memory segments are 64K byte sections of the full megabyte space. Four segments are assigned to code, stack, data, and extra data. Their physical location is given by their respective registers (CS, SS, DS, ES) times 16. Locations within a segment are specified by a 16-bit offset (or logical) address relative to the beginning of the segment. ALIGMMEMT: On both processors, words can start at even or odd addresses. However, on the 8066, each load or store of an odd aligned word adds 4 cycles to execution time. 9066 programs should at least align the stack.

DESTINATION (,) SOURCE: Instructions that take data from some "source" and put a result at some "destination" are written in the form: MNEMONIC DESTINATION, SOURCE

BYTE ORDER: Two byte and two word values, displacements, and addresses in code, stack, jumptable, and data areas are stored with Least significant half at Lower address.

RELATIVE JUMPs: The destination address of a relative jump is the sum of the signed displacement and the address of the first byte of the next instruction. STRING POINTERS: For string operations, while SI points into the DATA segment, note that DI points into the EXTRA segment.

BP FOR STACK: When register BP is specified in an instruction, the variable is assumed to reside in the STACK segment.

STACK segment.

RESERVED PORTS: Ports 00F8H thru 00FFH of the
6KI //D locations are reserved for Intel products.

INTERRUPT NOTES: When a segment register and
another value must be updated together without the
possibility of an intervening interrupt (e.g. SS and SP),
the segment register should be changed first and
followed immediately by the instruction that updates
the other value. (Interrupts are not recognized
immediately after a move to segment register, POP
segment register, or prefix instruction.) Interrupts are
accepted and handled properly during repeated string
operations provided additional prefixes are not used
(and assuming there are no algorithmic conflicts with
string data). The NMI and INTR interrupt lines are
respectively edge and level triggered.

RESET: A hardware Reset sets CS=FFFF.

RESET: A hardware Reset sets CS=FFFF. DS-SS-ES-0000, FLAGS-0, and starts executing code at location FFFF0.

code at location FPHF15: All single-bit rotates and shifts set OF=1 if the MSB (sign bit) is changed by the operation. If the sign bit retains its original value, OF is cleared. OF is undefined after multi-bit operations. PARITY FLAG: The parity flag reflects the parity of only the low order 8 bits of results. (Flag is set if even number of one-bits, cleared if odd.)

number of one-bits, cleared if odd.)

BCD TERMS: Packed BCD and Unpacked BCD have respectively two and one binary coded decimal digits per byte. Unpacked BCD + 30H yields ASCII.

LOGICAL INSTRUCTIONS: AND, OR, TEST, and XOR instructions clear the OF and CF flags.

SEGMENT OVERRIDE EXCEPTIONS: A segment override prefix can be attached to instructions (placed just before the opcode byte) to cause data to be accessed at any of the three alternatives to the default segment except for: stack operations; string destinations; and instruction fetches.

DERIVATION: This card is based on Intel publications.

FLAG CODES TABLE: In the FLAG CODES table, 'U' indicates that the flag becomes undefined. Otherwise the listed flag is affected according to the operation. INISTRUCTION DESCRIPTION TABLE: The single letter column corresponds to the leftmost column of the FLAG CODES table.

HEX COLUMN OF INSTRUCTION SET: Non-HEX values for the second byte refer to sections of the

SECOND BYTE TABLE (see below), Following the listed opcode byte(s) go an immediate displacement or address if applicable and finally immediate data if

6

'C' COLUMN OF INSTRUCTION SET: These codes refer to the CYCLE CODES table.

5

recrotuments of instruction ser: These codes refer to the CVCLE CODE's table.

CYCLE CODE's TABLE: Listed numbers are instruction execution times in CPU cycles. When 8086 and 8088 times differ, the 8086 time is given first and it 8088 is given on the next line. A "Y terminator indicates to add calculation time for the effective address per section "O' of the SECOND BYTE TABLE. For the 8086, the number in parenthesis applies when word data is at an odd address, 8068 times assume the stack at an even address, A "— indicates a min to max range. X? are times for FALURE-SUCCESS. Note that seweral factors can increase execution time over the figures shown. A series of fast execution increase execution time, and instruction prefetch can conflict with memory data access also increasing execution time. The actual time for a code sequence is claimed to typically be within 5-10% of the theoretical time although in special cases it can be much more. For the 8086, instruction alignment can affect speed in some cases but usually not substantially.

some cases but usually not substantially.

SECOND BYTE TABLE: This table allows conversion to and from hex of the second byte (excluding prefixes) of an instruction. The table is referred to by other parts of this card in such forms as X9, 9X, 0M, XX, XX, etc. X9, for example, directs you to find the first operand of the instruction being converted in section X, and the second operand in section 9. (Section 9 is located below number matrix.) The machine code is then found at the intersection. X0 sends you to Xfor the ONLY operand and scross to section for the machine code. For disassembly, Tist find the machine code is the number matrix and determine the instruction from the associated points in the indicated sections. When assembling, make sure registerine the instruction from the bottom part of section X while register pointers are taken from the upper parts.

HEX TO INSTRUCTION TABLE: To convert from hex to an instruction, scan down for the first digit (MSD) and across for the second. Two-character codes (upper case) in the table refer to sections of the SECOND BYTE TABLE but only when they appear on the first of the two lines of an entry. On the second line, two-character codes refer to registers.

ADDRESSING COLUMN OF INSTRUCTION SET

RESSING COLUMN OF INSTRUCTION SET:

byte register

word register

immediate byte value

immediate signed byte displacement

immediate signed byte displacement

immediate signed word displacement

immediate stup byte address (offset from
segment start) (address can be of byte or
word)

immediate four byte address (2 byte offset
followed by 2 byte segment address/16)

memory byte specified by memory pointers
of section X of SECOND BYTE TABLE

memory word specified by memory pointers
of section X of SECOND BYTE TABLE

of section X of SECOND BYTE TABLE

mamory word specified by memory pointers
of section X of SECOND BYTE TABLE.

(With CALL or JMP instructions memory
has 2 byte offset from segment start of point
to go to.)

reg or mem byte
erg or mem word
segment register
memory double-word specified by memory
pointers of section X of SECOND BYTE
TABLE. (With CALL or JMP instructions
memory has 2 byte offset from segment start
followed by 2 byte segment address/16 of
point to go to.)

within segment
another segment
another segment
byte' or 'word' is listed, the assembler may
fer byte' or 'word' is listed, the assembler may

re 'byte' or 'word' is listed, the assembler may require a dummy reference to labels.

Instruction Description

A

R

C

AAD

ADD

CALL

CLI

D

C Add with carry

C Add D Logical AND (clears CF, OF)
N Call procedure (pushes return addr)
N Convert byte to word — Extends sign bit of
AL throughout AH

F Clear carry flag
F Clear direction flag — Prepares for auto increment of SI and DI during string-op
F Clear interrupt-enable flag — disables interrupts (except NMI and software

Flag Codes

A C OU PU SU ZU AU CU OU P S Z A C O P S Z

AUCOPSZ **EVERY FLAG**

ACPSZ

AU CU OU PU SU ZU AU C O PU SU ZU A C OU P S Z

N = NONE

Flags

A = Aux carry flag

Carry flag

D Direction flag

Interrupt enable

O = Overflow flag

Parity fla

S = Sign flag

= Trap flag

Z = Zero flag

Registe

AX	AH	AL
BX	BH	BL
CX	CH	CL
DX	DH	DL

STACK PO BASE POI SOURCE I DI DESTINATIO

CS CODE SEC

SS STACK SEGMENT
ES EXTRA SEGMENT

Intentionally Blank

All mnemonics copyright Intel Corporation 1978

enable	CLI	F Clear interrupt-enable flag — disables interrupts (except NMI and software interrupts)
flag	CMC	F Complement carry flag
g	CMP	C Compare destination with source — JG, for example, will jump if destination is greater than source
rs	CMPS	C Compare string — Compares bytes or words pointed to by DI and SI and updates DI and SI by 1 or 2 accordingly - JG, for example, will jump if destination is greater than source
AL	CWD	N Convert word to double-word — Extends sign bit of AX throughout DX
BL CL DL	DAA	M Decimal adjust for addition — Restores AL to packed BCD after addition of packed BCD number (byte add only)
INTER NTER	DAS	M Decimal adjust for subtraction — Restores AL to packed BCD after subtraction of packed BCD number (byte sub only)
NDEX	DEC	G Decrement by one
N INDEX	DIV	K Divide unsigned — (AL = AX/source; AH = rem) or (AX = DX:AX / source; DX = rem)
N PNTR Z-A-P-C		Type 0 interrupt if div by 0 or quotient too large
Z-A-P-C	ESC	N Escape — for instructions to coprocessor
MENT	HALT	N Halt and wait for interrupt
MENT	IDIV	K Divide signed — see DIV
MENT	IMUL	L Multiply signed — (AX = AL * source) or

IRET

JA
JAE
JB
JBE
JC
JCXZ
JE
JG
JGE
JL
JLE
JMP
JNA
JNAE
JNB

JNBE N Jump if not below nor equal – unsigned JNC N Jump if no carry – If CF=0 JNE N Jump if no carry – If CF=0 N Jump if not equal – If ZF=0 JNG N Jump if not equal – If ZF=0 JNG N Jump if not greater – signed JNL N Jump if not less nor equal – signed JNL N Jump if not less nor equal – signed JNL N Jump if not less nor equal – signed JNL N Jump if not less nor equal – signed JNO N Jump if not less nor equal – signed JNC N Jump if not less nor equal – signed JNC N Jump if not parity – If PF=0 JNZ N Jump if not parity – If PF=0 JNZ N Jump if not zero – If ZF=0 JNZ N Jump if parity even – If PF=1 JPE N Jump if parity even – If PF=1 JPE N Jump if parity even – If PF=0 N Jump if parity even – If PF=0 N Jump if parity even – If PF=0 N Jump if jarity even – If JF=0 N J

MICRO

CHART®

MOV N Move - Moves to destination from source
to by St to location pointed to by Dt and
updates pointers by 1 or 2 accordingly
MOVSB N Move string word - See MOVS
MOVSW N Move string word - See MOVS
MUL L Multiply unsigned - See IMUL
NEG C Negate - two's complement (multiply by-1)
NOP NO NO operation
NOT N Logical NOT - one's complement
OR D Logical OR (clears CF, OF)
OUT N Quiptut to port
N POP word from stack - SP increases after
access A ASCII adjust for add — Restores AL to unpacked BCD after addition of unpacked BCD number (byte add only)

3 ASCII adjust for division — Modifies AL before dividing unpacked BCD numbers so that result will be unpacked BCD (div by byte only) (AL=AH*OAH+AL:AH=C) AAD followed by DIV only produces unpacked BCD quotients between 0-9. Quotients above 6 will be in normal binary. For unpacked BCD quotients between 0-9 use: AAD, DIV, MOV REM,AH; AAM

3 ASCII adjust for multiplication — Restores AH and AL to unpacked BCD after multiplication of unpacked BCD unmbers (byte mul only)

ASCII adjust for subtraction — Restores AL to unpacked BCD number (byte sub only)

2 Add with carry;

3 Add

POP Nop word from stack - SP increases after access
POFF E PUSH Nop word income stack - SP decreases first PUSH Nop word onto stack - SP decreases first PUSH F Nosh flags onto stack - SP decreases first RCL H Rotate thru carry left - by 1 or by CL REP ST Negarifix - See below Negarifix

result

ROR H Rotate right - by 1 or by CL - CF = MSB of result

SAHF J Store AH Into low byte of flags

SAL D Shift arithmetic left - zero fill - by 1 or by CL - CF = last bit shifted out - note that negative numbers are rounded differently from IDIV by 2

SBB C Subtract with borrow - destination minus source

SCAS C Scan string - Compares AL or AX with byte or word pointed to by DI and updates DI by 1 or 2 accordingly - JG, for example, will jump if AL or AX is greater than string element

SHL D Shift logical left - Same as SAL

SHR D Shift logical left - Same as SAL

SHR STD F Set carry flag

STD F Set string - Compares for auto decrement of SI and DI during string-op

ST ST F Set string - Stores AL or AX into location opined to by DI and updates DI by 1 or 2

STOS N Store string - Stores AL or AX into location pointed to by DI and updates DI by 1 or 2

N Convert word to double-word — Extends sign bit of AX throughout DX
M Docimal adjust for addition — Restores AL to packed BCD atter addition or packed BCD number (byte add only)
M Docimal adjust for subtraction of packed BCD atter subtraction of packed BCD number (byte sub only)
M Docimal adjust for subtraction of packed BCD number (byte sub only)
M Docimal adjust for subtraction of packed BCD number (byte sub only)
M Docimal adjust for subtraction of packed BCD number (byte sub only)
M Docimal adjust for subtraction of packed BCD number (byte sub only)
M Docimal adjust for subtraction of packed BCD number (byte sub only)
M Docimal adjust for subtraction of packed BCD number (byte sub only)
M Docimal adjust for subtraction of packed BCD number (byte sub only)
M Docimal adjust for subtraction of packed BCD number (byte sub only)
M Docimal adjust for addition of packed BCD number (byte subtraction of packed BCD attraction of packed BCD number (byte subtraction of packed BCD attraction of pac

About the Tables

8086 & 8088

STANT REFERENCE CARD

MICRO **CHART®**

Second Byte Table 3 2

	HACE	(ENSA	CK,	NJ					MIC	CRO	PR	ОС	ESS	OR	INS
Inst	tructi	ion S	et	ESC	5,mm	DD,XN	B2	MOV	sr,rr	8E,MX	P1	SAL	r,1	D0,X4	P1
INST	ADDR	HEX	C	ESC	6,mm 7,mm	DE,XN DF,XN	B2 B2	MOV	sr,mm rr,sr	8E,MX 8C,XL	G3 P1	SAL	m,1 rr,1	D0,X4 D1,X4	V1 P1
AAA	none	37 D5.0A	M2 B1	HLT	none	F4	P1	MOV	mm,sr	8C,XL	H1	SAL	mm,1 r,CL	D1,X4 D2,X4	W1 S3
AAM	none	D4,0A	C1	IDIV	r	F6,X7	C2	MOVS	byte word	A4 A5	H3	SAL	m,CL rr,CL	D2,X4 D3,X4	T3 S3
AAS	none	3F	M2	IDIV	m rr	F6,X7 F7,X7	D2 E2	MOVSB MOVSW	none	A4 A5	H3 I3	SAL	mm,CL	D3,X4	E4
ADC	r,r m,r	10,X8 10,X8	D1 E1	IDIV	mm	F7,X7	A4	MUL	,	F6,X4	J3	SAR	r,1 m,1	D0,X7	P1 V1
ADC	rr,rr mm,rr	11,X9 11,X9	D1 F1	IMUL	r m	F6,X5 F6,X5	G2 H2	MUL	m rr	F6,X4 F7,X4	K3 L3	SAR	rr,1 mm,1	D1,X7	P1 W1
ADC	r,m rr,mm	12,8X 13,9X	G1 H1	IMUL	rr	F7,X5	12	MUL	mm	F7,X4	C4	SAR	r,CL m,CL	D2,X7	S3
ADC	r,i m,i	80,X2 80,X2	A1			F7,X5	B4	NEG NEG	r	F6,X3	D1	SAR	rr,CL	D3,X7	T3
ADC	rr,ii mm,ii	81,X2 81,X2	A1 J1	IN	AL,i AX,i	E4 E5	K2 L2	NEG	m rr	F6,X3 F7,X3	E1 D1	SAR	mm,CL		E4
ADC ADC	rr.i mm,i	83,X2 83,X2	A1 J1	IN	AL,DX AX,DX	EC ED	M2 N2	NEG	mm	F7,X3	F1	SBB	r,r m,r	18,X8 18,X8	D1 E1
ADC	AL,i AX,ii	14	A1	INC	m	FE,X0	V1	NOP	none	90	D1	SBB SBB	rr,rr mm,rr	19,X9 19,X9	D1 F1
			A1	INC	mm AL	FF,X0 FE,C0	W1 D1	NOT	r m	F6,X2 F6,X2	D1 E1	SBB	r,m rr,mm	1A,8X 1B,9X	G1 H1
ADD	r,r m,r	00,X8 00,X8	D1 E1	INC	CL	FE,C1 FE,C2	D1 D1	NOT	rr mm	F7,X2 F7,X2	D1 F1	SBB	r,i m,i	80,X3 80,X3	A1 I1
ADD	rr,rr mm,rr	01,X9 01,X9	D1 F1	INC	BL	FE,C3 FE,C4	D1 D1	OR	r,r	08,X8	D1	SBB	rr,ii mm,ii	81,X3 81,X3	A1 J1
ADD	r,m rr,mm	02,8X 03.9X	G1 H1	INC	CH	FE,C5 FE,C6	D1 D1	OR OR	m,r rr,rr	08,X8 09,X9	E1 D1	SBB	rr,i mm,i	83,X3 83,X3	A1 J1
ADD	r,i m,i	80,X0 80,X0	A1	INC	ВН	FE,C7	D1	OR	mm,rr	09,X9	F1	SBB	AL,i	10	A1
ADD	rr,ii mm,ii	81,X0 81,X0	A1 J1	INC	CX	40	D1 D1	OR	r,m rr,mm	0A,8X 0B,9X	G1 H1	SBB	AX,ii	1D	A1
ADD	rr,i mm,i	83,X0 83,X0	A1 J1	INC	BX	42 43	D1 D1	OR OR	r,i m,i	80,X1 80,X1	A1 I1	SCAS		AE AF	U2 Z3
ADD	AL,i	04 05	A1	INC	SP BP	44 45	D1 D1	OR OR	rr,ii mm,ii	81,X1 81,X1	A1 J1	SEG CS:	prfx	2E	P1 P1
AND	AX,ii		A1	INC	SI	46 47	D1 D1	OR OR	AL,i AX,ii	OD OD	A1 A1	DS: ES:	prfx prfx	3E 26,	P1 P1
AND	r,r m,r	20,X8 20,X8	D1 E1	INT	3	cc	02	OUT	i,AL	E6	K2	SS:	prfx	36	P1
AND	rr,rr mm,rr	21,X9 21,X9	D1 F1	INTO	i none	CD CE	P2 Q2	OUT	i,AX DX,AL	E7 EE	L2 M2	SHL	r,1 m,1	D0,X4	P1 V1
AND	r,m rr,mm	22.8X 23,9X	G1 H1	IRET	none	CF	R2	OUT	DX,AX	EF	N2	SHL	rr,1 mm.1	D1,X4	P1 W1
AND	r,i m,i	80,X4 80,X4	A1	JA	d	77	S2	POP	mm AX	8F,X0 58	N3 O3	SHL	r,CL	D2,X4	S3 T3
AND	rr,ii mm,ii	81,X4 81,X4	A1 J1	JAE JB	d	73 72	S2 S2	POP	CX	59	03	SHL	m,CL rr,CL	D3,X4	S3
AND	AL,i AX,ii	24 25	A1 A1	JBE	d	76 72	S2 S2	POP	DX BX	5A 5B	O3 O3	SHL	mm,CL		E4
CALL	dd	E8	K1	JCXZ JE	d	E3 74	T2 S2	POP	SP	5C 5D	O3 O3	SHR	r,1 m,1	D0,X5	P1 V1
CALL	rr	FF,X2	L1	JG JGE	d d	7F 7D	S2 S2	POP	SI	5E 5F	O3 O3	SHR	rr,1 mm,1	D1,X5	P1 W1
CALL	mm aaaa	FF,X2 9A	M1 N1	JL JLE	d	7C 7E	S2 S2	POP	ES CS	07 0F	O3 O3	SHR	r.CL m,CL	D2,X5 D2,X5	S3 T3
CALL	dw	FF,X3	01	JMP JMP	d dd	EB F9	U2 U2	POP	SS	17 1F	O3 O3	SHR	rr.CL mm,CL	D3,X5	S3 E4
CLC	none	98 F8	P1 P1	JMP	rr mm	FF,X4 FF,X4	V2 W2	POPF	none	9D	03	STC	none	F9	P1
CLD	none none	FC FA	P1 P1	JMP	aaaa	EA	U2	PUSH		FF.X6	P3	STD	none	FD FB	P1 P1
СМС	none	F5	P1	JMP	dw	FF,X5 76	X2 S2	PUSH	MM AX	50	Q3	STOS		AA AB	V2 A2
CMP CMP	r,r m,r	38,X8 38,X8	D1 G1	JNAE	d	72 73	S2 S2	PUSH	DX	51 52	Q3 Q3	SUB	r,r	28,X8	D1
CMP	rr,rr mm,rr	39,X9 39,X9	D1 H1	JNBE	d	77 73	S2 S2	PUSH	BX SP	53 54	Q3 Q3	SUB	m,r	28,X8 29,X9	E1
CMP	r,m rr,mm	3A,8X 3B,9X	G1 H1	JNE	d	75 7E	S2 S2	PUSH	BP SI	55 56	Q3 Q3	SUB	rr,rr mm,rr	29,X9	D1 F1
CMP	r,i	80,X7	A1	JNGE	d	7C 7D	S2 S2	PUSH	DI	57 06	Q3 R3	SUB	r,m rr,mm	2A,8X 2B,9X	G1 H1
CMP	m.i rr,ii	80.X7 81,X7	Q1 A1	JNLE	d d	7F 71	S2 S2	PUSH	CS SS	0E 16	R3 R3	SUB	r,i m,i	80,X5 80,X5	A1 I1
CMP	mm,ii rr,i	81,X7 83,X7	R1 A1	JNP JNS	d	7B 79	S2 S2	PUSH	DS	1E	R3	SUB	rr,ii mm,ii	81,X5 81,X5	J1
CMP	mm,i AL,i	83.X7 3C	R1 A1	JNZ	d	75 70	S2 S2	PUSHF	none	9C	R3	SUB	rr,i mm,i	83,X5 83,X5	A1 J1
CMP	AX,ii	3D	A1	JP JPE	d d	7A 7A	S2 S2	RCL	r,1 m,1	DO,X2 DO,X2	V1	SUB	AL,i AX,ii	2C 2D	A1 A1
CMPS CMPS		A6 A7	S1 T1	JPO JS	d	7B 78	S2 S2	RCL	rr,1 mm,1	D1,X2 D1,X2	P1 W1	TEST	r,r	84,8X	D1
CWD	none	99	U1	JZ	d	74	S2 S2	RCL	r,CL m,CL	D2,X2 D2,X2	S3 T3	TEST	r,m	84,8X 85,9X	G1 D1
DAA	none none	27 2F	A1 A1	LAHF	none	9F	A1	RCL RCL	rr,CL	D3,X2 D3,X2	S3 E4		rr,mm	85,9X F6,X0	H1
DEC	m	FE,X1	V1	LEA	rr.dw rr,m	C5,9X 8D,9X	Y2 Z2	RCR	r,1	D0,X2	P1	TEST	m,i	F6,X0	U1 F2
DEC	mm	FF,X1 FE,C8	W1 D1	LOCK		C4.9X F0	Y2 P1	RCR RCR	m,1 rr,1	D0,X3 D1,X3	V1 P1	TEST TEST TEST	mm,ii	F7,X0 F7,X0 A8	U1 J2
DEC	CL	FE,C9 FE,CA	D1 D1	LODS	byte word	AC AD	B3 C3	RCR	mm,1	D1,X3 D2,X3	W1 S3		AL,i AX,ii	A8 A9	A1 A1
DEC	BL	FE,CB FE,CC	D1	LOOPE	d	E2 E1	D3 T2	RCR	m,CL	D2,X3	Т3	WAIT	none	9B	мз
DEC	CH	FE,CD	D1 D1	LOOPZ LOOPN	Zd	E1 E0	T2 E3	RCR	rr,CL mm,Cl	D3,X3 D3,X3	S3 E4	хсно		86,8X	A1
DEC	DH BH	FE,CE FE,CF	D1 D1	LOOPN		E0	E3	REP	prix	F3	P1	XCHO	r,m rr,rr	86,8X 87,9X	11 A1
DEC	CX	48 49	D1 D1	MOV	r,r m,r	88,X8 88,X8	P1 G1	REPE	prfx prfx	F3 F3	P1 P1	XCH	rr,mm AX,CX	87,9X 91	J1 D1
DEC	DX BX	4A 4B	D1 D1	MOV	rr,rr mm,rr	89,X9 89,X9	P1 H1	REPNE		F2 F2	P1 P1	XCH	AX,DX AX,BX		D1 D1
DEC	SP BP	4C 4D	D1 D1	MOV	r,m	8A.8X	F3	RET	ws	СЗ	V3	XCH	AX,SP AX,BP	94 95	D1 D1
DEC	SI	4E 4F	D1 D1	MOV	rr,mm m,i	8B,9X C6,X0	G3 Q1	RET	ii ws	C2 CB	W3 X3	XCH	AX,SI AX,DI	96 97	D1 D1
DIV	r	F6.X6	X1	MOV	mm,ii	C7,X0	R1 A1	RET	ii as	CA	Y3	XLAT		D7	V2
DIV	m rr	F6,X6 F7,X6	Y1 Z1	MOV	CL,i DL,i	B1 B2	A1 A1	ROL ROL	r,1 m,1	D0,X0	P1 V1			30,X8	D1
DIV	mm	F7,X6	D4	MOV	BL,i AH,i	B3 B4	A1 A1	ROL	rr,1 mm,1	D1,X0 D1,X0	P1 W1	XOR	r,r m,r	30,X8	E1
ESC	O,rr	D8,XN	P1	MOV	CH,i	B5 B6	A1 A1	ROL	r,CL	D2,X0	S3	XOR	rr,rr mm,rr	31,X9 31,X9	D1 F1
ESC	1,rr 2,rr	D9,XN DA,XN		MOV	BH,i AX,ii	B7 B8	A1 A1	ROL	m,CL rr,CL	D2,X0	T3 S3	XOR	r,m rr,mm	32,8X 33,9X	G1 H1
ESC	3,rr 4,rr	DB.XN DC,XN	P1	MOV	CX,ii	B9 BA	A1 A1	ROL		D3,X0	E4	XOR	r,i m,i	80,X6 80,X6	A1 I1
ESC	5,rr 6,rr	DD,XN DE,XN	P1 P1	MOV	BX,ii SP,ii	BB BC	A1 A1	ROR	r,1 m,1	D0,X1	P1 V1	XOR	rr,ii mm,ii	81,X6 81,X6	A1 J1
ESC	7.rr 0,mm	DF,XN D8,XN	P1	MOV	BP,ii SI,ii	BD BE	A1 A1	ROR	rr,1 mm,1	D1,X1 D1,X1	P1 W1	XOR	AL,i AX,ii	34	A1 A1
ESC	1,mm 2,mm	D9.XN DA,XN	B2	MOV	DI,ii AL,aa	BF A0	A1 K2	ROR	r,CL m,CL	D2,X1 D2,X1	S3 T3				
ESC	3,mm 4,mm	DB,XN DC,XN	B2	MOV	AX,aa aa,AL	A1 A2	L2 K2	ROR ROR	rr,CL	D3,X1 D3,X1	S3 E4				
				MOV	aa,AX	A3	L2	SAHF	none	9E	A1				
100	CHICAGO POR PROPERTY.			DECEMBER OF THE PARTY OF THE PA	NOTICE AND ADDRESS OF	NAME OF STREET		NAME AND ADDRESS OF THE OWNER, WHEN PERSONS NAMED AND ADDRESS OF T	and the last of th	CATHOLICE STATE		Name and Address of the Owner, where	NAME OF TAXABLE PARTY.	AND RESERVE	

	C	ycl	e Cod	es	
A1	4	A2	11(15)	-A3	unused
B1	60		15	B3	12
C1	83	B2	8(12)+	C3	12(16)
D1	3		12+		16
E1	16+	C2	101-112	D3	5:17
F1	16(24)+	D2	107-118+	E3	5:19
	24+	E2	165-184	F3	8+
G1	9+	F2	11+	G3	8(12)+
H1	9(13)+	G2	80-98		12+
	13+	H2	86-104+	H3	18
11	17+	12	128-154	13	18(26)
J1	17(25)+	J2	11(15)+	2 -	26
	25+		15+	J3	70-77
K1	19	K2	10	КЗ	76-83+
	23	L2	10(14)	L3	118-133
L1	16		14	M3	4+5N
	20	M2	8	N3	17(21)+
M1	21(25)+	N2	8(12)		25+
	29+		12	03	8
N1	28	02	52		12
	36		72	P3	16(20)+
01	37(45)+	P2	51		24+
	53+		71	Q3	11
P1	2	Q2	4:53		15
Q1	10+		4:73	R3	10
R1	10(14)+	R2	32		14
	14+		44	S3	8+4N
S1	22	S2	4:16	T3	20+4N-
T1	22(30)	T2	6:18	U3	N/A
	30	U2	15	V3	16
U1	5	V2	11		20
V1	15+	W2	18(22)+	W3	20
W1	15(23)+		22+		24
	23+	X2	24(32)+	X3	26
X1	80-90		32+		34
Y1	86-96+	Y2	16(24)+	Y3	25
Z1	144-162		24+		33
		Z2	2+	Z3	15(19)
A4	171-190		194)+		19
	175-194			A TONIO	PER MANAGEMENT
B4	134-160		164)+		- 1
	138-164	+			

After reading "About the Tables", usage of

B4 134-160/138-164)+ 139-164+ 139-164-139(128-143)+ 128-1439+ 128-1439+ 128-1439+ 128-1439+ 128-1439+ 128-1439+ 128-1439+ 128-1439+ 129-1439+ 149-150

cample

1)	1406		ADC	AL,6
2)	09D1		OR	CX,DX
3)	C6440708		MOV	(SI+7),8
4)	D1C6		ROL	SI
5)	D104	LP	ROL	(SI)
6)	72FC		JC	LP
7)	D50A		AAD	

The following notes help avoid difficulty (when conventing to hex) and correspond to the lines above:

1) Use "ALL"; not "r," ", not "r," "Read about Second Byte Table to convex X0.

3) Parentheses indicate mem pntr and form is "m," Form of first operand is "(SI+d)".

1) Use "SI" from reg part of section X.

5) Use "Gis" from mem part of section X.

5) Use "Gis" from registry dispersion X.

7) Special case for disassembly.

Hex and Decimal Conversion

	0	1	2	3	4	5	6	7	8	9	A	В	C	D	E	F	
0	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	10
1	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	1
2	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	2
3	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	3
4	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	4
5	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	5
6	96	97	98	99	100	101	102	103	104	105	106	107	108	109	110	111	6
7	112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	127	7
8	128	129	130	131	132	133	134	135	136	137	138	139	140	141	142	143	8
9	144	145	146	147	148	149	150	151	152	153	154	155	156	157	158	159	9
A	160	161	162	163	164	165	166	167	168	169	170	171	172	173	174	175	1
B	176	177	178	179	180	181	182	183	184	185	186	187	188	189	190	191	1
C	192	193	194	195	196	197	198	199	200	201	202	203	204	205	206	207	1
D	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	0
E	224	225	226	227	228	229	230	231	232	233	234	235	236	237	238	239	E
F	240	241	242	243	244	245	246	247	248	249	250	251	252	253	254	255	F
	0	1	2	3	4	5	6	7	8	9	A	В	C	D	E	F	•

M	emory Locations
00000 - 00003	Type 0 interrupt pointer for divide-error
00004 - 00007	Type 1 interrupt pointer for single-step
00008 - 0000B	Type 2 interrupt pointer for Non-Mask-I
0000C - 0000F	Type 3 interrupt pointer for 1-byte- inst
00010 - 00013	Type 4 interrupt pointer for INTO inst
00014 - 0007F	Type 5 thru 31 interrupt pointers reserved for Intel products
00080 - 003FF	Type 32 thru 255 available interrupt
	pointers (or general memory use)
00400 - FFFEF	Main memory space
FFFF0 - FFFFB	CPU jumps to code here upon Reset
FFFFC- FFFFF	Reserved for Intel products

ASCII

-	MSD	0	1	2	3	4	5	6	7
LSI	0	000	001	010	011	100	101	110	111
0	0000	NUL	DLE	SP	0	@	P		p
1	0001	SOH	DC1	!	1	A	Q	a	q
2	0010	STX	DC2	"	2	В	R	b	r
3	0011	ETX	DC3	#	3	C	S	C	5
4	0100	EOT	DC4	\$	4	D	T	d	t
5	0101	ENQ	NAK	%	5	E	U	e	u
6	0110	ACK	SYN	&	6	F	٧	f	V
7	0111	BEL	ETB		7	G	W	9	w
8	1000	BS	CAN	(8	н	X	h	×
9	1001	HT	EM)	9	1	Y	1	y.
A	1010	LF	SUB		:	J	Z	j	2
В	1011	VT	ESC	+	-	K	[k	1
C	1100	FF.	FS		<	L	. \	1	1
D	1101	CR	GS	-	=	M	1	m	1
E	1110	so	RS		>	N	1	n.	~
F	1111	SI	US	1	?	0	-	0	DEL

Unused

Т			x)	1		2)	3		4		5		6		7		N
7	S	(BX+		0		O		10		1		21	-	28		30	_	3		
8	U	(BX+	HDI)	0		0		1:		1:		2		2		3		3		
7	INI	(BP+		0:	-	OF		1;		11		2	-	28		3	-	31		
5	P	(SI)		0	4	00		1.		10		2		20		3		3		
5	N	(DI)		0		10		1		11		2		2[3		3		
6 5	TS	(dd) (BX)		0	6	01		11		11		2		21		3		3		
11	3		-SI+d)	4		4		5		5		6		6	_	70		7		
12	T		-DI+d)	4		4		5		5		6		6	-	7		7	- 1	
12	0		-SI+d)	4		4		5		5		6	2	6/		7:		7		
111	0	(SI+	-DI+d)	4		41		5		51		6		61		7		7		
9	A	(DI+		4		40		5		51	_	6		60		7:		71		
9	T	(BP+		4		4		5		5		6		61		71		7		
9	A	(BX+	-d)	4	7	4	F	5	7	5	F	6	7	6	F	7	7	7	F	
11			SI+dd)	8		8		9		9		A		A		B		B		
12	N		-DI+dd) -SI+dd)	8		8		9		9		A		A	-	B	•	B	- 1	
11		(BP+	-DI+dd)	8		8		9		9		A		A		В		В		
9	M	(SI+		8		8		9		9		A		A		В		·B		
9	E	(DI+	dd)	8		8		9		9		A		A		BB		BB		
9	N	(BX+		8		8		9		9		A		A		B		B		
0	R	AX c	or AL	C		C	8	D	0	D		E		E		F	0	F		
0	E	CX		C	1	C	9	D		D		E		E		F		F		
0	G	DX c		00	2	00	A	DD		DD		E		E		F		F		
0	D		or AH	0		0		D		D		E		E		F		F	C	
0	A		or CH	C		C		D	5	D		E	5	E		F	5	F		
0	T		or DH	C		C		D		D		E		E		F		F		
0	Α	DI d	or BH	0	7	C	-	D	7	D	F	E	7	E	F	F	7	F		
		3		A		C		D		В		A		C		DI		В		8
				A	_	C		D		В		S		В	-	S				9
						C	S	S	-	D		-	-	-	-	-	-	-	-	L
ple	ple							S	7	D				1				1	7	M
						O		-		-		Ь		٥		SH		F	7	
the Tabi	es",	usage on holy an	of nd	INC	××	DEC	×	CAL	(2)	CAL	(3)	JMP	(2)	JMP	3	500	×		4	×
				H									_			_				
CX.D	X			12	×	DEC	×													7
V (SI+1	7),8			-		-			_		-		_		-	_	-		-	
L (SI)				FEST	ii'xx			NOT	XX	NEG	XX	MUL	XX	MUL	XX	210	XX	DIV	XX	
0				E	×		_	ž	×	Z	×	Σ	×	Ξ	×	٥	×		×	
help av	bio	difficul	ty	TO			7	-		0		1		7		>		>		
				TEST	×	L		NOT	×	NEG	×	MUL	×	IMUL	×	DIS	×		×	I
". Read a	hout	Secon	vel .	-				-				-			-		-	-	-	
vert X9.		30001	10	1	7	B	7	1	7	æ	7	SAL	7	æ	CL	_	7	B	7	
ate mem	pnti	rand is		100	X,CL	RO	X,CL	ACL	xx,CL	RC	XX,CL	SHL/SA	xx,CL	SI	cx,C			SAR	XX,CL	O
					-		^		×		×	S	×		×				~	
part of a em part ive Jum isassemi	of se	ection ?	X.									_								
ive Jum	ps".			1	7	R	7	-	7	æ	7	SAI	7	æ	CL			E	7	
	.,.			RC	×	ROB	X,C	RC	X,C	RC	x,CL	SHL/SA	x,CL	SH	×,	L		SAR	Z,C	H
rsio	1											S								
C D	E	F										1.								
12 13	14		0	ROL	×	ROF	×	RCL	×	CB	××	SHL/SA	××	SHR	××			SAR	××	ш
28 29	30		1	la.		a		E		a		H		S		-	-	S		
44 45		200	2	-				-	-	_		0,	_		4	_			-	
60 61 76 77	62 78	75.1	3									AL		_			_			
92 93			5	30	×	ROB	×	S	×	RCR	×	T/S	×	SHR	×			SAR	×	0
108 109			6	1		1		-		-		SHL/SA		0)				0,		
124 125 140 141			7	-				-				-			H	~		-	-	
156 157			9	ADD	X	OR	L'XX	ADC	CX.	SBB	XX.	AND	XX,	SUB	XX.	KOR	-XX	CMP	XX	O
172 173	174	175	A	A	^	L	^	A	^	0)	^	A	^	0)	^	×	^	0	^	
188 189			B	0	=	æ	ii'x	ADC	=	SBB	=	AND	=	B	=	XOR	xx,ii	CMP	=	
204 205			D	ADD	XX	OR	XX	AL	XX.	SE	XX	A	XX	SU	XX.	×	X	O	××	8
236 237	238	3 239	E	6				0		m		0		m		or		0		
C D	254	255	F	ADE	×	OR	×	ADC	×	SB	×	AND	×	SUB	×	XOR	×	CM	×	4
- 0	E	-																V.		
				(2	2) :	=	'ne	ear	t	rai	ารา	fer	ir	di	re	ct	via	a v	VOI	rd
divide-	erro	r						re												
The same of the sa	-		The state of the s	10					100											and the same

(3) = 'far' transfer indirect via double word in mem.

Pinouts

	80	86	
GND	1	40	VCC
AD14	2	39	AD15
AD13	3	38	A16/S3
AD12	4	37	A17/S4
AD11	5	36	A18/S5
AD10	6	35	A19/S6
AD9	7	34	BHE*/S7
AD8	8	33	MN/MX*
AD7	9	32	RD*
AD6	10	31	HOLD (RQ*/GT0*)
AD5	111	30	HLDA (RQ*/GT1*)
AD4	12	29	WR* (LOCK*)
AD3	13	28	M/IO* (S2*)
AD2	14	27	DT/R* (S1*)
AD1	15	26	DEN* (S0*)
AD0	16	25	ALE (QS0)
NMI	17	24	INTA* (QS1)
INTR	18	23	TEST"
CLK	19	22	READY
GND	20	21	RESET

On 8088 AD8 to AD15 are A8 to A15; pin 28 is IO/M* (S2*); pin 34 is SS0 (HIGH). Max mode is in parenthesis. ""means active low. ON HOT SURFACE

Copyrighted and published by Micro Logic Corp, POB 174, Hackensack, NJ 07602. Dealer, school, catalogue, club, premium, and OEM inquiries welcome. End user comments invited. Printed in U.S.A. World copyrighted. All rights reserved.

ALTHOUGH PREPARED WITH EXTREME CARE,
THERE ARE NO WARRANTIES EXPRESS
OR IMPLIED AS TO MERCHANTABILITY
OR FITNESS FOR PURPOSE.

AUTHOR: JAMES D. LEWIS

#107A